11. Module: PWM

In Complementary Output mode, when PSYNC is enabled in PCI Edge Detect mode, the PCI override can be applied twice.

Work around

Ensure that the PCI active signal does not have a deassert period of less than 4 PWM clock cycles.
Use EOC synchronization or Latched modes to control the timing of PCI deassertion.

Affected Silicon Revisions


A1	A2
X	X

DS80001162E

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.