24. Module: SPI
| In the event of an overflow, the SPI reception is suspended when the Ignore Overflow bit is activated, and the SPIROV bit is not cleared. | |||||||||||||||||
| Work around Clear the SPIROV bit during the reception of the next byte that triggers the overflow. Additionally, SPIBUF must be read at least once. | |||||||||||||||||
Affected Silicon Revisions
|