38.7.16 Interrupt Enable

The settings in the Interrupt Enable register determine which status changes in the Interrupt Register will be signalled on an interrupt line.
Table 38-33. Register Bit Attribute Legend
Symbol Description Symbol Description Symbol Description
R Readable bit HC Cleared by Hardware (Grey cell) Unimplemented
W Writable bit HS Set by Hardware X Bit is unknown at Reset
K Write to clear S Software settable bit
Name: IE
Offset: 0x54
Reset: 0x00000000
Property: -

Bit 3130292827262524 
   ARAEPEDEPEAEWDIEBOEEWE 
Access R/WR/WR/WR/WR/WR/W 
Reset 000000 
Bit 2322212019181716 
 EPEELOE  DRXETOOEMRAFETSWE 
Access R/WR/WR/WR/WR/WR/W 
Reset 000000 
Bit 15141312111098 
 TEFLETEFFETEFWETEFNETFEETCFETCEHPME 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 
Bit 76543210 
 RF1LERF1FERF1WERF1NERF0LERF0FERF0WERF0NE 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 

Bit 29 – ARAE Access to Reserved Address Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 28 – PEDE Protocol Error in Data Phase Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 27 – PEAE Protocol Error in Arbitration Phase Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 26 – WDIE Watchdog Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 25 – BOE 'bus off' Status Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 24 – EWE Error Warning Status Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 23 – EPE Error Passive Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 22 – ELOE Error Logging Overflow Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 19 – DRXE Message stored to Dedicated Rx Buffer Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 18 – TOOE Timeout Occurred Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 17 – MRAFE Message RAM Access Failure Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 16 – TSWE Timestamp Wraparound Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 15 – TEFLE Tx Event FIFO Event Lost Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 14 – TEFFE Tx Event FIFO Full Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 13 – TEFWE Tx Event FIFO Watermark Reached Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 12 – TEFNE Tx Event FIFO New Entry Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 11 – TFEE Tx FIFO Empty Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 10 – TCFE Transmission Cancellation Finished Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 9 – TCE Transmission Completed Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 8 – HPME High Priority Message Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 7 – RF1LE Rx FIFO 1 Message Lost Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 6 – RF1FE Rx FIFO 1 Full Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 5 – RF1WE Rx FIFO 1 Watermark Reached Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 4 – RF1NE Rx FIFO 1 New Message Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 3 – RF0LE Rx FIFO 0 Message Lost Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 2 – RF0FE Rx FIFO 0 Full Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 1 – RF0WE Rx FIFO 0 Watermark Reached Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.

Bit 0 – RF0NE Rx FIFO 0 New Message Interrupt Enable

ValueDescription
0 Interrupt disabled.
1 Interrupt enabled.