4.1.1 PF_CCC_0 Configuration

The PF_CCC block provides a clock for the CoreABC and Dynamic Configuration Interface. The input for the Clock Conditioning Circuitry (CCC) is from the 160 MHz on-chip RC oscillator. In this design, the clock is configured to 50 MHz.

Figure 4-3. CCC Configuration