17.1.10 SPI2 Buffer Register Low

Name:	SPI2BUFL
Offset:	0x4F0


Bit	15	14	13	12	11	10	9	8
	SPI2BUFL[15:8]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	SPI2BUFL[7:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – SPI2BUFL[15:0] SPI Buffer Low bits

DS70005496D

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.