18.5.3 Clocks
The GCLK bus clock (CLK_GCLK_APB) can be enabled and disabled in the Main Clock Controller.
The GCLK bus clock (CLK_GCLK_APB) can be enabled and disabled in the Main Clock Controller.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.