32.8.19 Security Attribution Check

Important: This register is only available for SAM L11 and has no effect for SAM L10.
This register allows the user to select one or more pins to check their security attribution as non-secured.
Tip: The I/O pins are assembled in pin groups (”PORT groups”) with up to 32 pins. Group 0 consists of the PA pins, group 1 is for the PB pins, etc. Each pin group has its own PORT registers, with a 0x80 address spacing. For example, the register address offset for the Data Direction (DIR) register for group 0 (PA00 to PA31) is 0x00, and the register address offset for the DIR register for group 1 (PB00 to PB31) is 0x80.
Name: NSCHK
Offset: 0x70
Reset: 0x00000000
Property: PAC Write-Protection

Bit 3130292827262524 
 NSCHK[31:24] 
Access RW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RW 
Reset 00000000 
Bit 2322212019181716 
 NSCHK[23:16] 
Access RW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RW 
Reset 00000000 
Bit 15141312111098 
 NSCHK[15:8] 
Access RW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RW 
Reset 00000000 
Bit 76543210 
 NSCHK[7:0] 
Access RW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RWRW/RW/RW 
Reset 00000000 

Bits 31:0 – NSCHK[31:0] Port Security Attribution Check

These bits select the individual pins for security attribution check. If any pin selected in NSCHK has the corresponding bit in NONSEC set to the opposite value, then the NSCHK interrupt flag will be set.

ValueDescription
0 0-to-1 transition will be detected on corresponding NONSEC bit.
1 1-to-0 transition will be detected on corresponding NONSEC bit.