13.12.4.2 Instantiating your SmartDesignWhere is the list of cores that I can instantiate into my SmartDesign?How do I instantiate cores into my SmartDesign?I have a block that I wrote in VHDL (or Verilog), can I use that in my SmartDesign?
