42.7 Register Summary

Refer to the Registers Description section for more details on register properties and access permissions.


Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	CTRLA	31:24	MAXCMP[3:0]					ANGULAR[2:0]
		23:16		PINVEN2	PINVEN1	PINVEN0		PINEN2	PINEN1	PINEN0
		15:8	PEREN	SWAP			ALOCK	CONF[2:0]
		7:0		RUNSTDBY			MODE[1:0]		ENABLE	SWRST
0x04	CTRLBCLR	7:0	CMD[2:0]						LUPD
0x05	CTRLBSET	7:0	CMD[2:0]						LUPD
0x06	EVCTRL	15:8			MCEO1	MCEO0	VLCEO	DIREO	ERREO	OVFEO
0x06	EVCTRL	7:0	EVEI[2:0]			EVINV[2:0]			EVACT[1:0]
0x08	INTENCLR	7:0			MC1	MC0	VLC	DIR	ERR	OVF
0x09	INTENSET	7:0			MC1	MC0	VLC	DIR	ERR	OVF
0x0A	INTFLAG	7:0			MC1	MC0	VLC	DIR	ERR	OVF
0x0B	Reserved
0x0C	STATUS	15:8			CCBUFV1	CCBUFV0			FILTERBUFV	PRESCBUFV
0x0C	STATUS	7:0	DIR	STOP	HERR	WINERR		MPERR	IDXERR	QERR
0x0E	Reserved
0x0F	DBGCTRL	7:0								DBGRUN
0x10	SYNCBUSY	31:24
		23:16
		15:8								CC1
		7:0	CC0	COUNT	FILTER	PRESC	STATUS	CTRLB	ENABLE	SWRST
0x14	PRESC	7:0					PRESC[3:0]
0x15	FILTER	7:0	FILTER[7:0]
0x16 ... 0x17	Reserved
0x18	PRESCBUF	7:0					PRESCBUF[3:0]
0x19	FILTERBUF	7:0	FILTERBUF[7:0]
0x1A ... 0x1B	Reserved
0x1C	COUNT	31:24
		23:16
		15:8	COUNT[15:8]
		7:0	COUNT[7:0]
0x20	CC0	31:24
		23:16
		15:8	CC[15:8]
		7:0	CC[7:0]
0x24	CC1	31:24
		23:16
		15:8	CC[15:8]
		7:0	CC[7:0]
0x28 ... 0x2F	Reserved
0x30	CCBUF0	31:24
		23:16
		15:8	CCBUF[15:8]
		7:0	CCBUF[7:0]
0x34	CCBUF1	31:24
		23:16
		15:8	CCBUF[15:8]
		7:0	CCBUF[7:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.