40.7.18 Period

Table 40-27. Register Bit Attribute Legend
Symbol	Description	Symbol	Description	Symbol	Description
R	Readable bit	HC	Cleared by Hardware	(Grey cell)	Unimplemented
W	Writable bit	HS	Set by Hardware	X	Bit is unknown at Reset
K	Write to clear	S	Software settable bit	—	—

Name:	PER
Offset:	0x40
Reset:	0xFFFFFFFF
Property:	RW


Bit	31	30	29	28	27	26	25	24
	PER[31:24]
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1


Bit	23	22	21	20	19	18	17	16
	PER[23:16]
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1


Bit	15	14	13	12	11	10	9	8
	PER[15:8]
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1


Bit	7	6	5	4	3	2	1	0
	PER[7:0]
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1

Bits 31:0 – PER[31:0] Period Value

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.