38.11.26 ADCDATAx – ADC Output Data Register (‘x’ = 0 to 11)
These registers are the analog-to-digital conversion output data registers. The ADCDATAx register is associated with each external analog input, 0-7, plus internal analog inputs 8-11.
Name:
ADCDATAx
Offset:
0x1Exx
Reset:
0x00000000
Property:
-
Bit
31
30
29
28
27
26
25
24
DATA[31:24]
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bit
23
22
21
20
19
18
17
16
DATA[23:16]
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
DATA[15:8]
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
DATA[7:0]
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bits 31:0 – DATA[31:0] ADC Converted Data Output bits
Note:
When an alternate input is used as the input source for a dedicated ADC module, the data output is still read from the Primary input Data Output register.
Reading the ADCDATAx register value after changing the FRACT bit converts the data into the format specified by the FRACT bit.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.