3.4.6 Operation During Exception Processing

In most application codes, the Interrupt Vector Table (IVT) and all exception handlers will be in the NVM. However, the dsPIC33A system architecture supports RAM-based IVT and/or exception handlers to reduce exception processing latency and improve handler execution efficiency. Consequently, the PBU must be able to accommodate all such permutations, as discussed in the following sections.