1.10 Integrity Checks

Various other mechanisms has been implemented on the device to both detect faults and increase the testability of the device and it’s features. These mechanisms include, but are not limited to:

Fault injection on several modules
Sleep entry protection
Watchdog timer clock failure detection
Separate voltage references for each ADC module
On Chip Debugging (OCD) and Design For Test (DFT) disabled monitors

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.