Jump to main content
dsPIC33AK512MPS512 Family Data Sheet
Search
Home
13
Oscillator Module
13.4
Operation
13.4.6
Phase-Locked Loop (PLL)
13.4.6.3
PLL Setup
Operating Conditions
High-Performance dsPIC33A DSP/RISC CPU
Memory Features
Security Features
High-Speed PWM
High-Speed Analog-to-Digital Converters
Peripheral Features
Controller Features
Analog Features
Safety Features
Functional Safety Support
Qualification
Programming and Debug Interfaces
dsPIC33AK512MPS512
Family Features
Pin Diagrams
1
Pinout I/O Descriptions
2
Device Overview
3
Guidelines for Getting Started with Digital Signal Controllers
4
CPU
5
Memory Organization
6
Data Memory
7
Flash Program Memory
8
Configuration Bits
9
Security Module
10
Resets
11
Interrupt Controller
12
I/O Ports with Edge Detect
13
Oscillator Module
13.1
Device-Specific Information
13.2
Architectural Overview
13.3
Register Summary
13.4
Operation
13.4.1
Clock Generators (CLKGEN)
13.4.2
Setup for Using Clock Generator with 8 MHz Internal FRC
13.4.3
Primary Oscillator (POSC)
13.4.4
Internal Fast RC (FRC) Oscillator
13.4.5
BFRC Oscillator
13.4.6
Phase-Locked Loop (PLL)
13.4.6.1
Input Clock Limitation at Start-up for PLL Mode
13.4.6.2
PLL Lock Status
13.4.6.3
PLL Setup
13.4.6.4
Setup for Using PLL with the Primary Oscillator (POSC)
13.4.6.5
Setup for Using PLL with 8 MHz Internal FRC
13.4.6.6
Internal Low-Power RC (LPRC) Oscillator
13.4.7
Clock Monitor Module
13.4.8
Reference Clock Output (REFOx)
13.4.9
Power-Saving Mode
14
Direct Memory Access (DMA) Controller
15
CAN Flexible Data-Rate (FD) Protocol Module
16
High-Resolution PWM with Fine Edge Placement
17
40 MSPS Analog-to-Digital Converter (ADC)
18
Effects of Reset
19
Integrated Touch Controller (ITC)
20
High-Speed Analog Comparator with Slope Compensation DAC
21
Quadrature Encoder Interface (QEI)
22
Universal Asynchronous Receiver Transmitter (UART)
23
Serial Peripheral Interface (SPI)
24
Inter-Integrated Circuit (I
2
C)
25
Single-Edge Nibble Transmission (SENT)
26
Bidirectional Serial Synchronous (BiSS) Module
27
Timers
28
Capture/Compare/PWM/Timer Modules (SCCP/MCCP)
29
Configurable Logic Cell (CLC)
30
Peripheral Trigger Generator (PTG)
31
32-Bit Programmable Cyclic Redundancy Check (CRC) Generator
32
Current Bias Generator (CBG)
33
UREF Reference Output
34
Operational Amplifier (Op Amp)
35
Watchdog Timer (WDT)
36
Deadman Timer (DMT)
37
Device Power-Saving Modes
38
JTAG Interface
39
In-Circuit Debugger
40
Instruction Set Summary
41
Development Support
42
Electrical Characteristics
43
Packaging Information
44
Revision History
45
Product Identification System
Microchip Information
13.4.6.3 PLL Setup
