2.6.1 Native Interface Transactions

(Ask a Question)

This section describes the read/write rules and sequences in the native interface. For information about native interface signals, see Table 2-10.

Important: During the simulation, users can find the difference between Core configuration timings (JEDEC^®) and simulation results. This is due to the internal architecture of the controller (T4), which includes a 4-stage queue so that commands to memory are issued at every 4 clock cycles.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.