32.3.1.2.2 Sleep Mode Exit

When the device exits Sleep mode, the CPU starts executing instructions within eight system clock cycles. System clock and peripheral clock are re-enabled. The device restarts with the current clock source as indicated by the Current Clock Source Selection bits (COSC[2:0]) in the Oscillator Control register (OSCCTRL[2:0]). Device is now in Normal Operation mode.