15.6.8 Peripheral Interrupt Flag Status and Clear D
This flag is set when a Peripheral Access Error occurs while accessing the peripheral
associated with the respective INTFLAGD bit. An interrupt request is generated if
INTENCLR/SET.ERR is '1'.
Writing a '0' to these bits has no effect.
Writing a '1' to these bits clears the corresponding INTFLAGC interrupt flag.
Table 15-9. Register Bit Attribute
Legend
Symbol |
Description |
Symbol |
Description |
Symbol |
Description |
R |
Readable bit |
HC |
Cleared by Hardware |
(Grey cell) |
Unimplemented |
W |
Writable bit |
HS |
Set by Hardware |
X |
Bit is unknown at Reset |
K |
Write to clear |
S |
Software settable bit |
— |
— |
Name: | INTFLAGD |
Offset: | 0x20 |
Reset: | 0x00000000 |
Property: | - |
Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| | | | | | | | | |
Access | | | | | | | | | |
Reset | | | | | | | | | |
Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| | | | | | | | | |
Access | | | | | | | | | |
Reset | | | | | | | | | |
Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| | | | | | | | | |
Access | | | | | | | | | |
Reset | | | | | | | | | |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | | | | | SQI | |
Access | | | | | | | | R/W | |
Reset | | | | | | | | 0 | |
Bit 0 – SQI Serial Quad Interface