4.3 Memory Interface

Valid locations for DDR memory interfaces are shown in PPAT, see RT PolarFire FPGA Product Overview.

By using the Libero® SoC RT PolarFire configurator, all individual DDR interface pins are identified from the macro. For more information about the memory interface, see PolarFire Family Memory Controller User Guide.

The following table lists the reference receiver modes of I/O standards.