Jump to main content
28-Pin Full-Featured, Low Pin Count Microcontrollers with XLP
Search
ProductPages
PIC16F18455
PIC16LF18455
PIC16F18456
PIC16LF18456
Home
29
MSSP - Host Synchronous Serial Port Module
29.6
I
2
C Host Mode
29.6.11
Effects of a Reset
Description
Core Features
Memory
Operating Characteristics
eXtreme Low-Power (XLP) Features
Power-Saving Operation Modes
Digital Peripherals
Analog Peripherals
Flexible Oscillator Structure
PIC16(L)F184XX
Family Types
Packages
Pin Diagrams
Pin Allocation Tables
1
Device Overview
2
Guidelines for Getting Started with
PIC16(L)F18455/56
Microcontrollers
3
Enhanced Mid-Range CPU
4
Device Configuration
5
Memory Organization
6
NVM - Nonvolatile Memory Control
7
Interrupts
8
OSC - Oscillator Module
9
REFCLK - Reference Clock Output Module
10
Resets
11
WWDT - Windowed Watchdog Timer
12
Power-Saving Operation Modes
13
PMD - Peripheral Module Disable
14
I/O Ports
15
IOC - Interrupt-On-Change
16
PPS - Peripheral Pin Select Module
17
CLC - Configurable Logic Cell
18
TMR0 - Timer0 Module
19
TMR1 - Timer1 Module with Gate Control
20
TMR2 - Timer2 Module
21
SMT - Signal Measurement Timer
22
Capture/Compare/PWM Module
23
CCP
/PWM
Timer Resource Selection
24
PWM - Pulse-Width Modulation
25
CWG - Complementary Waveform Generator
26
NCO - Numerically Controlled Oscillator
27
DSM - Data Signal Modulator Module
28
EUSART - Enhanced Universal Synchronous Asynchronous Receiver Transmitter
29
MSSP - Host Synchronous Serial Port Module
29.1
SPI Mode Overview
29.2
SPI Mode Operation
29.3
I
2
C Mode Overview
29.4
I
2
C Mode Operation
29.5
I
2
C Client Mode Operation
29.6
I
2
C Host Mode
29.6.1
I
2
C Host Mode Operation
29.6.2
Clock Arbitration
29.6.3
WCOL Status Flag
29.6.4
I
2
C Host Mode Start Condition Timing
29.6.5
I
2
C Host Mode Repeated Start Condition Timing
29.6.6
I
2
C Host Mode Transmission
29.6.7
I
2
C Host Mode Reception
29.6.8
Acknowledge Sequence Timing
29.6.9
Stop Condition Timing
29.6.10
Sleep Operation
29.6.11
Effects of a Reset
29.6.12
Multi-Host Mode
29.6.13
Multi-Host Communication, Bus Collision and Bus Arbitration
29.7
Baud Rate Generator
29.8
Register Summary - MSSP Control
29.9
Register Definitions: MSSP Control
30
FVR - Fixed Voltage Reference
31
Temperature Indicator Module
32
ADC
2
- Analog-to-Digital Converter
33
DAC - 5-Bit Digital-to-Analog Converter
34
CMP - Comparator Module
35
ZCD - Zero-Cross Detection Module
36
Register Summary
37
Instruction Set Summary
38
ICSP™ - In-Circuit Serial Programming™
39
Electrical Specifications
40
DC and AC Characteristics Graphs and Tables
41
Packaging Information
42
Revision History
Microchip Information
29.6.11 Effects of a Reset
A Reset disables the MSSP module and terminates the current transfer.
Disclaimer
