8.8.3 Timing Simulation

SpeedWave timing simulation is no longer supported by Microchip. To perform timing simulation:

1. Export a VHDL or Verilog netlist and *.sdf file from Microchip Designer software
2. Use the HDL netlist and *.sdf file to run timing simulation in other HDL based simulators