Jump to main content
10.2.3 DMA Control Registers Offset Name Bit Pos. 7 6 5 4 3 2 1 0 0x0AA8 DMACON 15:8 DMAEN 7:0 PRSSEL 0x0AAA DMABUF 15:8 DMABUF[15:8] 7:0 DMABUF[7:0] 0x0AAC DMAL 15:8 LADDR[15:8] 7:0 LADDR[7:0] 0x0AAE DMAH 15:8 HADDR[15:8] 7:0 HADDR[7:0] 0x0AB0 DMACH0 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AB2 DMAINT0 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AB4 DMASRC0 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AB6 DMADST0 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AB8 DMACNT0 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0ABA DMACH1 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0ABC DMAINT1 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0ABE DMASRC1 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AC0 DMADST1 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AC2 DMACNT1 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AC4 DMACH2 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AC6 DMAINT2 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AC8 DMASRC2 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0ACA DMADST2 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0ACC DMACNT2 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0ACE DMACH3 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AD0 DMAINT3 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AD2 DMASRC3 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AD4 DMADST3 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AD6 DMACNT3 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AD8 DMACH4 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0ADA DMAINT4 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0ADC DMASRC4 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0ADE DMADST4 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AE0 DMACNT4 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AE2 DMACH5 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AE4 DMAINT5 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AE6 DMASRC5 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AE8 DMADST5 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AEA DMACNT5 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AEC DMACH6 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AEE DMAINT6 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AF0 DMASRC6 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AF2 DMADST6 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AF4 DMACNT6 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AF6 DMACH7 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AF8 DMAINT7 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AFA DMASRC7 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AFC DMADST7 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AFE DMACNT7 15:8 CNT[15:8] 7:0 CNT[7:0]
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
