32.7.18 ADSTPT

ADC Threshold Setpoint Register

Depending on ADCALC, may be used to determine ADERR. See Table 32-6 for more details.

Name:	ADSTPT
Offset:	0xF68


Bit	15	14	13	12	11	10	9	8
	ADSTPTH[7:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	ADSTPTL[7:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – ADSTPTH[7:0]

ADC Threshold Setpoint Most Significant Byte.

Bits 7:0 – ADSTPTL[7:0]

ADC Threshold Setpoint Least Significant Byte.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.