1.2.6 ECC

(Ask a Question)

PCIe subsystem has—AXI to PCIE, PCIE to AXI, Rx, Tx—memory buffers as shown in the following figure. These buffers support ECC capability with single bit error correction. ECC can be disabled or enabled by configuring the ECC_CONTROL register.

Figure 1-2. PCIe Subsystem Memory Buffers

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.