5.6.2 BFM Simulation

In the BFM mode, memory model is a part of the QDR BFM simulation model.

To run the BFM simulation:

Follow step 1 to 6 in RTL_FULL Simulation.
Select Simulate from Libero Design Flow -> Verify Pre-synthesized Design.
The QDR subsystem skips training and asserts the TRAINING_COMPLTETE signal. The following figure shows the User interface read and writes transactions and the corresponding QDR SRAM transactions.
Figure 5-30. QDR Read and Write Transactions- BFM

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.