60.7.17 SECUMOD Normal Mode Protection Register

The following configuration values are valid for all listed bit names of this register:

0: Protection disabled.

1: Protection enabled.

Remember: Enabling PIOBU protection requires additional programming of PIOBUx registers.

Name:	SECUMOD_NMPR
Offset:	0x0088
Reset:	0x003CFCFF
Property:	Read/Write


Bit	31	30	29	28	27	26	25	24

Access
Reset


Bit	23	22	21	20	19	18	17	16
			DET3	DET2	DET1	DET0
Access			R/W	R/W	R/W	R/W
Reset			1	1	1	1


Bit	15	14	13	12	11	10	9	8
	VDDCPUH	VDDCOREH	VDDCPUL	VDDCOREL	VBATH	VBATL
Access	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1


Bit	7	6	5	4	3	2	1	0
	TPMH	TPML	MBZ	REGANA	JTAG	TST	DBLFM	DWDT_SW
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bits 18, 19, 20, 21 – DETx PIOBU Intrusion Detector Protection

Bit 15 – VDDCPUH High VDDCPU Voltage Monitor Protection

Bit 14 – VDDCOREH High VDDCORE Voltage Monitor Protection

Bit 13 – VDDCPUL Low VDDCPU Voltage Monitor Protection

Bit 12 – VDDCOREL Low VDDCORE Voltage Monitor Protection

Bit 11 – VBATH High VBAT Voltage Monitor Protection

Bit 10 – VBATL Low VBAT Voltage Monitor Protection

Bit 7 – TPMH High Temperature Monitor Protection

Bit 6 – TPML Low Temperature Monitor Protection

Bit 5 – MBZ Must be set to zero

Bit 4 – REGANA VDDANA Regulator Monitor Protection

Bit 3 – JTAG JTAG Pin Protection

Bit 2 – TST Test Pin Protection

Bit 1 – DBLFM Double Frequency Monitor Protection

Bit 0 – DWDT_SW Programmable Secure Watchdog Alarm Protection

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.