1.3.2.1 PF_CCC_0 Configuration
(Ask a Question)The PF_CCC block provides a clock for CoreABC and Dynamic Configuration interface. The input for the CCC is from 160 MHz on-chip RC oscillator. The output clock of CCC is configured at 50 MHz.
The PF_CCC block provides a clock for CoreABC and Dynamic Configuration interface. The input for the CCC is from 160 MHz on-chip RC oscillator. The output clock of CCC is configured at 50 MHz.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.