1.7.1 Design Implementation

The following figure shows the Libero SoC software design implementation of the transceiver in 64b66b mode, 10 Gbps, and PCS-Fabric interface width of 64.

Figure 1-17. 64b66b Design Implementation