18.7 Register Summary

For descriptions and definitions of both Register and bitfield properties, refer to Register Properties.

OffsetNameBit Pos.76543210
0x00EVCTRL7:0       CFDEO
15:8        
23:16        
31:24        
0x04INTENCLR7:0     CLKFAILXOSCFAILXOSCRDY
15:8  DFLLFAILDFLLRCSDFLLUNFDFLLOVFDFLLLOCKDFLLRDY
23:16        
31:24       PLL0LOCKR
0x08INTENSET7:0     CLKFAILXOSCFAILXOSCRDY
15:8  DFLLFAILDFLLRCSDFLLUNFDFLLOVFDFLLLOCKDFLLRDY
23:16        
31:24       PLL0LOCKR
0x0CINTFLAG7:0     CLKFAILXOSCFAILXOSCRDY
15:8  DFLLFAILDFLLRCSDFLLUNFDFLLOVFDFLLLOCKDFLLRDY
23:16        
31:24       PLL0LOCKR
0x10STATUS7:0    XOSCCKSWCLKFAILXOSCFAILXOSCRDY
15:8  DFLLFAILDFLLRCSDFLLUNFDFLLOVFDFLLLOCKDFLLRDY
23:16        
31:24        
0x14XOSCCTRLA7:0ONDEMAND SWBENCFDENXTALENAGCENABLE 
15:8    STARTUP[3:0]
23:16    CFDPRESC[3:0]
31:24WRTLOCK     USBHSDIV[1:0]
0x18XOSCCTRLB7:0   GBW[1:0]GRESGMAN[1:0]
15:8        
23:16        
31:24WRTLOCK       

0x1C

...

0x2B

Reserved         
0x2CDFLLCTRLA7:0ONDEMAND   LOWFREQWRTLOCKENABLE 
15:8        
23:16        
31:24        
0x30DFLLCTRLB7:0WAITLOCK QLDISCCDIS LLAWSTABLELOOPEN
15:8        
23:16        
31:24        
0x34DFLLTUNE7:0 TUNE[6:0]
15:8        
23:16        
31:24        
0x38DFLLDIFF7:0DIFF[7:0]
15:8DIFF[15:8]
23:16        
31:24        
0x3CDFLLMUL7:0MUL[7:0]
15:8MUL[15:8]
23:16 STEP[6:0]
31:24        
0x40PLL0CTRL7:0ONDEMAND    WRTLOCKENABLE 
15:8  BWSEL[2:0]REFSEL[2:0]
23:16        
31:24        
0x44PLL0FBDIV7:0FBDIV[7:0]
15:8      FBDIV[9:8]
23:16        
31:24        
0x48PLL0REFDIV7:0  REFDIV[5:0]
15:8        
23:16        
31:24        
0x4CPLL0POSTDIVA7:0OUTEN0 POSTDIV0[5:0]
15:8OUTEN1 POSTDIV1[5:0]
23:16OUTEN2 POSTDIV2[5:0]
31:24OUTEN3 POSTDIV3[5:0]
0x50PLL0POSTDIVB7:0OUTEN4 POSTDIV4[5:0]
15:8OUTEN5 POSTDIV5[5:0]
23:16        
31:24        

0x54

...

0x6B

Reserved         
0x6CFRACDIV07:0REMDIV[0]       
15:8REMDIV[8:1]
23:16INTDIV[7:0]
31:24 INTDIV[14:8]

0x70

...

0x77

Reserved         
0x78SYNCBUSY7:0 FRACDIV0DFLLMULDFLLDIFFDFLLTUNEDFLLCTRLBDFLLENABLE 
15:8        
23:16        
31:24