21.3.9 SMTxSIG

SMT Signal Selection bits

Name:	SMTxSIG
Address:	0x49C,0x51C


Bit	7	6	5	4	3	2	1	0
				SSEL[4:0]
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 – SSEL[4:0] SMT Signal Selection bits

Table 21-2. SMT Signal Selection
SSEL<4:0>	SMT1 Signal Source	SMT2 Signal Source
`11111-11000`	Reserved	Reserved
`10111`	SMT2 overflow	SMT1 overflow
`10110`	CCP5OUT	CCP5OUT
`10101`	CLC4OUT	CLC4OUT
`10100`	CLC3OUT	CLC3OUT
`10011`	CLC2OUT	CLC2OUT
`10010`	CLC1OUT	CLC1OUT
`10001`	ZCDOUT	ZCDOUT
`10000`	C2OUT	C2OUT
`01111`	C1OUT	C1OUT
`01110`	NCO1OUT	NCO1OUT
`01101`	PWM7OUT	PWM7OUT
`01100`	PWM6OUT	PWM6OUT
`01011`	CCP4OUT	CCP4OUT
`01010`	CCP3OUT	CCP3OUT
`01001`	CCP2OUT	CCP2OUT
`01000`	CCP1OUT	CCP1OUT
`00111`	TMR6 postscaled output	TMR6 postscaled output
`00110`	TMR5 overflow	TMR5 overflow
`00101`	TMR4 postscaled output	TMR4 postscaled output
`00100`	TMR3 overflow	TMR3 overflow
`00011`	TMR2 postscaled output	TMR2 postscaled output
`00010`	TMR1 overflow	TMR1 overflow
`00001`	TMR0 overflow	TMR0 overflow
`00000`	Pin Selected by SMT1SIGPPS	Pin Selected by SMT2SIGPPS

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.