23.2.1.1.6 Structural Simulation

Perform a structural simulation before placing-and-routing. Structural simulation verifies the functionality of your post-synthesis pre-layout structural VHDL netlist. Unit delays included in the compiled Libero

SoC VITAL libraries are used. Refer to the documentation included with your simulation tool for information about performing structural simulation.