23.2.1.1.4 EDIF Netlist Generation

After you have created, synthesized, and verified your design, software generates an EDIF netlist for place-and-route in Libero SoC.

This EDIF netlist is also used to generate a structural VHDL netlist for use in structural simulation.