7.3.4.1.2 Behavioral Simulation

Perform a behavioral simulation of your design before synthesis. Behavioral simulation verifies the functionality of your VHDL code. Typically, you use unit delays and a standard VHDL testbench to drive simulation. For information about performing behavioral simulation, see Behavioral Simulation and the Innoveda documentation.