7.3.4.1.6 Structural Simulation

Perform a structural simulation of your design before placing-and-routing it. Structural simulation verifies the functionality of your postsynthesis structural VHDL netlist. Unit delays included in the compiled Actel VHDL libraries are used for every gate. For information about performing structural simulation, see Structural Simulation and the Innoveda documentation.