7.3.4.1.3 Synthesis

After you have created your behavioral VHDL source file, you must synthesize it before placing-and-routing it in Designer. Synthesis transforms the behavioral VHDL file into a gate-level netlist and optimizes the design for a target technology. Refer to the documentation included with your synthesis tool for information about performing design synthesis.