7.3.4.1.5 Structural VHDL Netlist Generation

Generate a structural VHDL netlist from your EDIF netlist for use in structural and timing simulation by either exporting it from Designer or by using the Actel “edn2vhdl” program. For information about generating a structural VHDL netlist, see Generating a Structural VHDL Netlist.