Jump to main content
Libero IDE v9.x
Search
Home
15
MultiView Navigator
15.10
Using I/O Banks
Previous
|
Next
1
FlashROM, Analog System Builder, and Flash Memory System Builder
2
Analog System Builder, FlashROM and Flash Memory System Builder
3
ChipEditor
4
Designer Documentation Catalog
5
Libero IDE
6
Design Constraints for Software
7
Innoveda eProduct Designer Interface Guide - UNIX
8
Innoveda eProduct Designer Interface Guide – Windows
9
FlashPro for Software
10
SmartGen Cores Reference
11
HDL Coding Style
12
Libero IDE Documentation Catalog
13
Libero IDE
14
Antifuse Macro Library Guide for Software
15
MultiView Navigator
15
Overview
15.1
Getting Started
15.2
Hierarchy Window
15.3
NetlistViewer
15.4
PinEditor
15.5
I/O Attribute Editor
15.6
ChipPlanner
15.7
Floorplanning
15.8
Block Ports
15.9
Viewing Resources
15.10
Using I/O Banks
15.10.1
About I/O Banks
15.10.2
Support for VREF I/Os
15.10.3
Specifying Technologies for an I/O Bank
15.10.4
Automatically Assigning Technologies to I/O Banks
15.10.5
Manually Assigning Technologies to I/O Banks
15.10.6
Assigning Pins in IGLOOe, Fusion, ProASIC3L, and ProASIC3E
15.10.7
Assigning VREF Pins
15.10.8
Displaying Pins in a VREF Range
15.11
Using Active Lists
15.12
Reference
15.13
Hierarchy Window
15.14
Menus, Toolbar Buttons, and Shortcut Keys
15.15
Dialog Boxes
15.16
Revision History
15
Microchip FPGA Support
15
Microchip Information
16
NetlistViewer (non-MVN)
17
IGLOO, ProASIC3, SmartFusion and Fusion Macro Library for Software
18
ProASIC and ProASIC PLUS Macro Library for Software
19
PinEditor (non-MVN)
20
SmartPower
21
SmartTime
22
Timer
23
VHDL Vital Simulation
24
Verilog Simulation
25
Technical Support
26
About Microchip
15.10 Using I/O Banks
Rev: A
