31.2.7.5 CRC Interrupt Event

The CRCDONE bit reflects the state of the interrupt. When it is ONE the interrupt is asserted. Clearing CRCDONE de-asserts the interrupt. The system level interrupt controller determines if the CPU see the interrupt.