8.3.4 Clock to Output Set
This set reports the paths from the registers clock pins to the top-level design output ports in the current clock domain.
This set reports the paths from the registers clock pins to the top-level design output ports in the current clock domain.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.