8.3.3 External Setup Set
This set reports the paths from the top-level design input ports to the registers in the current clock domain.
This set reports the paths from the top-level design input ports to the registers in the current clock domain.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.