6.2.16 NVM ECC Error Data Register

Legend: HS = Hardware Settable; Hardware Clearable

Name:	NVMECCEDATA3
Offset:	0x303C


Bit	31	30	29	28	27	26	25	24
	NVMEDATA3[127:120]
Access	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC
Reset	0	0	0	0	0	0	0	0


Bit	23	22	21	20	19	18	17	16
	NVMEDATA3[119:112]
Access	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC
Reset	0	0	0	0	0	0	0	0


Bit	15	14	13	12	11	10	9	8
	NVMEDATA3[111:104]
Access	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	NVMEDATA3[103:96]
Access	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC	R/HS/HC
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – NVMEDATA3[127:96] NVM Read Error Data bits

These bits register the NVM read data (taking Fault injections into account) when the SEC or DED bit is set in the NVMECCSTAT register.

DS70005629B

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.