Jump to main content
10.2.3 DMA Control Registers Offset Name Bit Pos. 7 6 5 4 3 2 1 0 0x0A94 DMACON 15:8 DMAEN 7:0 PRSSEL 0x0A96 DMABUF 15:8 DMABUF[15:8] 7:0 DMABUF[7:0] 0x0A98 DMAL 15:8 LADDR[15:8] 7:0 LADDR[7:0] 0x0A9A DMAH 15:8 HADDR[15:8] 7:0 HADDR[7:0] 0x0A9C DMACH0 15:8 NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0A9E DMAINT0 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AA0 DMASRC0 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AA2 DMADST0 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AA4 DMACNT0 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AA6 DMACH1 15:8 NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AA8 DMAINT1 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AAA DMASRC1 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AAC DMADST1 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AAE DMACNT1 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AB0 DMACH2 15:8 NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AB2 DMAINT2 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AB4 DMASRC2 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AB6 DMADST2 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AB8 DMACNT2 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0ABA DMACH3 15:8 NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0ABC DMAINT3 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0ABE DMASRC3 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AC0 DMADST3 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AC2 DMACNT3 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AC4 DMACH4 15:8 NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AC6 DMAINT4 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AC8 DMASRC4 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0ACA DMADST4 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0ACC DMACNT4 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0ACE DMACH5 15:8 NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AD0 DMAINT5 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AD2 DMASRC5 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AD4 DMADST5 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AD6 DMACNT5 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AD8 DMACH6 15:8 NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0ADA DMAINT6 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0ADC DMASRC6 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0ADE DMADST6 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AE0 DMACNT6 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AE2 DMACH7 15:8 NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AE4 DMAINT7 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AE6 DMASRC7 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AE8 DMADST7 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AEA DMACNT7 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AEC DMAHIGHLOWH 15:8 HADDRH[23:16] 7:0 LADDRH[23:16] 0x0AEE DMASRCDSTH0 15:8 DADDRH[23:16] 7:0 SADDRH[23:16] 0x0AF0 DMASRCDSTH1 15:8 DADDRH[23:16] 7:0 SADDRH[23:16] 0x0AF2 DMASRCDSTH2 15:8 DADDRH[23:16] 7:0 SADDRH[23:16] 0x0AF4 DMASRCDSTH3 15:8 DADDRH[23:16] 7:0 SADDRH[23:16] 0x0AF6 DMASRCDSTH4 15:8 DADDRH[23:16] 7:0 SADDRH[23:16] 0x0AF8 DMASRCDSTH5 15:8 DADDRH[23:16] 7:0 SADDRH[23:16] 0x0AFA DMASRCDSTH6 15:8 DADDRH[23:16] 7:0 SADDRH[23:16] 0x0AFC DMASRCDSTH7 15:8 DADDRH[23:16] 7:0 SADDRH[23:16]
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
