The following configuration values are valid for all listed bit names of this register:
0: No effect.
1: Enables the corresponding interrupt.
Name:
MPDDRC_IER
Offset:
0xC0
Reset:
–
Property:
Write-only
Bit
31
30
29
28
27
26
25
24
Access
Reset
Bit
23
22
21
20
19
18
17
16
Access
Reset
Bit
15
14
13
12
11
10
9
8
Access
Reset
Bit
7
6
5
4
3
2
1
0
RD_ERR
SEC
Access
W
W
Reset
–
–
Bit 1 – RD_ERR Read Error Interrupt
Enable
Bit 0 – SEC Security and /or Safety Interrupt
Enable
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.