3.5.2.7.7 FFREQ1M – Fractional
Frequency 1 Setting, Middle Byte
Name:
FFREQ1M
Offset:
0x065
Reset:
0x00
Bit
7
6
5
4
3
2
1
0
FFREQ1M[7:0]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bits 7:0 – FFREQ1M[7:0] Fractional
Frequency 1 Setting, Middle Byte
Medium significant bits of the
18-bit fractional divider setting 1. The fractional-N PLL output frequency as a
function of settings is described in Fractional-N Divider and SDM
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
