45.5.4 Interrupt Status Register
Name: | INTSTA |
Offset: | 0x10 |
Reset: | 0x00000000 |
Property: | - |
Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
Access | |||||||||
Reset |
Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
Access | |||||||||
Reset |
Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
Access | |||||||||
Reset |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
DERR | SERR | ||||||||
Access | R/W | R/W | |||||||
Reset | 0 | 0 |
Bit 1 – DERR Double Bit Error
Writing a ‘0’ to this bit has no effect.
Writing a ‘1’ to this bit clears the Interrupt Status bit.
Value | Description |
---|---|
0 | No double bit error has occurred since the last clearing of this bit. |
1 | At least one double bit error has occurred since the last clearing of this bit. |
Bit 0 – SERR Single Bit Error
Writing a ‘0’ to this bit has no effect.
Writing a ‘1’ to this bit clears the Interrupt Status bit.
Value | Description |
---|---|
0 | No single bit error has occurred since the last clearing of this bit. |
1 | At least one single bit error has occurred since the last clearing of this bit. |