35.17 ADC
Operating conditions:
| ||||||
|---|---|---|---|---|---|---|
| Symbol | Description | Min. | Typ.✝ | Max. | Unit | Conditions |
| VDD | Supply voltage | 1.62 | — | 5.5 | V | |
| VREF | Reference voltage | 0.512 | — | VDD | V | |
| CIN | Input capacitance | — | 3 | — | pF | |
| RIN | Input resistance | — | 3 | — | kΩ | |
| VIN | Input voltage range | 0 | — | VREF | V | |
|
✝ Data in the “Typ.” column is measured at TA = 25°C and VDD = 3.0V unless otherwise specified. These parameters are not tested and are for design guidance only. | ||||||
Operating conditions:
| |||||||
|---|---|---|---|---|---|---|---|
| Symbol | Description | Min. | Typ.✝ | Max. | Unit | Conditions | |
| CLK_ADC | ADC clock frequency | 300 | — | 2000 | kHz | REFSEL = Internal Reference | |
| 300 | — | 2000 | kHz |
REFSEL = External Reference REFSEL = VDD | |||
|
✝ Data in the “Typ.” column is measured at TA = 25°C and VDD = 3.0V unless otherwise specified. These parameters are not tested and are for design guidance only. | |||||||
Operating conditions:
| ||||||
|---|---|---|---|---|---|---|
| Symbol | Description | Min. | Typ.✝ | Max. | Unit | Conditions |
| Res | Resolution | — | — | 10 | bit | |
| EINL | Integral nonlinearity error | — | 0.3 | — | LSb | |
| EDNL | Differential nonlinearity error | — | 0.3 | — | LSb | |
| EOFF | Offset error | — | 0.3 | — | LSb | |
| EGAIN | Gain error | — | 2 | — | LSb | |
| ET | Total unadjusted error | — | 3.5 | — | LSb | |
|
✝ Data in the “Typ.” column is measured at TA = 25°C and VDD = 3.0V unless otherwise specified. These parameters are not tested and are for design guidance only. Note:
| ||||||
