2.3.6.3 Input Register

Figure 2-26. Input Register Timing Diagram