2.3.6.4 Output Register

Figure 2-27. Output Register Timing Diagram