2.3.6.5 Output Enable Register

Figure 2-28. Output Enable Register Timing Diagram