35.9.13 XDMAC Global Channel Read Write Suspend Register
| Name: | XDMAC_GRWS |
| Offset: | 0x30 |
| Reset: | – |
| Property: | Write-only |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Access | |||||||||
| Reset |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RWS6 | RWS5 | RWS4 | RWS3 | RWS2 | RWS1 | RWS0 | |||
| Access | W | W | W | W | W | W | W | ||
| Reset | – | – | – | – | – | – | – |
Bits 0, 1, 2, 3, 4, 5, 6 – RWSx XDMAC Channel x Read Write Suspend
| Value | Description |
|---|---|
| 0 | No effect. |
| 1 | Read and write requests are suspended. |