35.9.8 XDMAC Global Channel Enable Register
| Name: | XDMAC_GE |
| Offset: | 0x1C |
| Reset: | – |
| Property: | Write-only |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Access | |||||||||
| Reset |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EN6 | EN5 | EN4 | EN3 | EN2 | EN1 | EN0 | |||
| Access | W | W | W | W | W | W | W | ||
| Reset | – | – | – | – | – | – | – |
Bits 0, 1, 2, 3, 4, 5, 6 – EN XDMAC Channel x Enable
| Value | Description |
|---|---|
| 0 | This bit has no effect. |
| 1 | Enables channel n. This operation is permitted if the Channel x Status bit (XDMAC_GS.STx) was read as '0'. |